




# ZQ0 GDDR3 BWD ULT SYSTEM BLOCK DIAGRAM

BOM

01




IV@ : iGPU  
EV@ : Optimus  
EVG@ : GC6  
KBL@ : Keyboard backlight  
TPM@ : TPM  
8M@ : 8M FLASH ROM  
4M@ : 4M FLASH ROM  
GS@ : G-SENSOR  
TDI@ : TOUCH PAD I2C  
TSU@ : TOUCH SCREEN USB  
TSI@ : TOUCH SCREEN I2C



BQ24737RGRR Battery Charger P31	TPS51216RUKR +1.35V_SUS P35	Thermal Protection Discharger P36
TPS51225RUKR +3V/+5V P32	TPS54318RTER +1.5V P36	
TPS51624RSM +VCCIN P33	UP1658RQKF +VGPU_CORE P37	
TPS51211DSCR +1.05V_SS/+1.05V P34	PS51211DSCR +1.5V_GFX/1.05V_GFX/3V_GFX P38	

# Haswell ULT (DISPLAY,eDP)

02



Quanta Computer Inc.

PROJECT : ZQ0

Size	Document Number	Rev
	Haswell 3/5 (DDI/eDP)	3A
Date:	Monday, April 07, 2014	Sheet 2 of 46




# Haswell ULT (SIDE BAND)


**H\_PECI (50ohm)**  
Route on microstrip only  
Spacing >18 mils  
Trace Length: 0.4~6.125 inches

**H\_PWRGOOD (50ohm)**  
Trace Length: 1~11.25 inches


**CPU\_PLTRST# (50ohm)**  
Trace Length: 10~17 inches




## DRAM COMP




## XDP PU/PD




## DDR3L ODT GENERATION



## PU/PD of CPU



## DRAMRST




**Quanta Computer Inc.**

**PROJECT : ZQ0**

Size	Document Number	Rev
	<b>Haswell 1/5 (PEG/DMI/FDI)</b>	3A
Date:	Tuesday, April 08, 2014	Sheet 4 of 46


VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity

## Haswell ULT (POWER)



VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity



HWPG\_1.05V for DDR=1.5V



**VCCST PWRGD**


**CRB is via +1.05V PG**

# 05



## SVID

**Layout note: need routing together  
and ALERT need between CLK and DATA.**



**Quanta Computer Inc.**

**PROJECT : ZQ0**


Size	Document Number <b>Haswell 4/5 (POWER)</b>	Rev <b>3A</b>
Date:	Tuesday, April 08, 2014	Sheet 5 of 46




Size	Document Number	Rev
	<b>Haswell 5/5 (CFG/GND)</b>	3A
Date:	Monday, April 07, 2014	Sheet 6 of 46



# 07

## Power Sequence




[30] 

**PCH PM PU/PD**




1C-5 2014/01/16 Change R264 from 10k to 1k  
for wake on lan issue.




DSW PU


## PLTRST# Buffer



**SYSPWOK**



## Deep Sx Circuit



**Quanta Computer Inc.**

**PROJECT : ZQ0**


Size	Document Number	Rev
	<b>LPT 1/6 (DM/FDI/VGA)</b>	3A
Date:	Tuesday, April 08, 2014	Sheet 7 of 46

Date: Tuesday, April 08, 2014 Sheet 7 of 46




# Haswell ULT PCH (PCIE,USB3.0,USB2.0)


1A-6 2013/10/21 reversal PEG lan for layout.  
1A-8 2013/10/21 Swap PEG to nomral mode.




1A-1 2013/10/15 following up acer define and swap USB3 and USB2 USB2 port.






1B-2 2013/11/15 Swap LAN and WLAN Request clk port base on DG.



## USB Overcurrent




# Haswell ULT PCH (CLOCK)




# Haswell ULT PCH (GPIO,CPU/MISC,NCTF)

10


	High	Low
GPIO8	Touch panel	No touch panel




## PCH GPIO PU/PD




## Board ID





## RAM ID



## SKU ID





## CPU thermal trip











## APS





Quanta Computer Inc.

PROJECT : ZQ0


Size	Document Number	Rev
	CPU/PCH XDP	3A

Date:	Tuesday, April 08, 2014	Sheet	13	of	46
-------	-------------------------	-------	----	----	----






M1 solution





## Place these Caps near SO-DIMM



	SA1	SA0
CHA	0	0
CHB	1	0










## CHANNEL A: 256MB/512MB DDR3

HYU 256Mx16, PN : AKD5PGTW08---AKD5PGTW07  
 HYU 128Mx16, PN : AKD5MZDTW03---AKD5MZDTW02

**QBC** **TOP B/S**  
 SAM 256Mx16, PN : AKD5PZDT501---AKD5PZDT500  
 SAM 128Mx16, PN : AKD5MGGT535---AKD5MGGT534

18





Quanta Computer Inc.  
 PROJECT : ZQ0

Size Document Number  
 DGPU Memory (DDR3)  
 Date: Monday, April 07, 2014 Sheet 20 of 46




## CRT




### Power trace tracking




## LCD CONNECTOR




## LCD Power



## Touch screen level shift I2C(reserve)




## Backlight Control




# HDMI


## From PCH



## HDMI connector



## HDMI-detect




# I2C

## From PCH






## EMI



## Power trace tracking


[2,5,7,8,9,10,11,13,14,15,16,17,18,21,22,24,25,26,27,28,29,30,32,33,34,35,36,37,38]  
[21,22,25,28,29,32,36]

+3V  
+5V




1A-4 2013/10/17 remove Q5019 no IOAC support.

## 2.5" SATA HDD (HDD)




## SATA ODD Connector


27




## FFC Type SATA HDD CON



## ODD Power (SATA)




## POWER LED





## Battery

## LAN

### LANVCC




### Power trace tracking




For RTL8111GS  
\* Place 0.1uF CAP close to each  
VDD33 pin-- 11, 32

For Surge improvement  
C5117C5111 close  
to pin 11,23.




Remove For Not Using SWR mode  
**C824,C825 close to Pin23.**




For RTL8111G(S)  
\* Place 1uF CAP close to each VDD10 pin-- 22 (reserve)


For RTL8111G(S)  
\* Place 0.1uF CAP close to each  
VDD10 pin-- 3, 8, 22, 30



## Transformer




Reserve for Surge  
Line to GND TVS




Layout: All termination  
signal should have 30  
mil trace

1A-7 2013/10/22 Change LGND to GND



## RJ45 Connector




1B=6 2013/12/18 Change CN12 USB2.0 port to port0.




## Card Reader and Connector




### SD/MMC CARD READER (MMC)




Codec(ADO)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker




Grounding circuit(ADO)




D-Mic




Universal Audio Jack




Codec PWR 3V/1.5V(ADO)




K/B (KBC)



1A-7 2013/10/22 change CN24 pin define based on spec.  
1A-8 2013/10/22 change CN24 pin define based on spec based on ZRQ.



KB\_BL LED (KBC)




1A-7 2013/10/22 change CN25 pin define for spec.  
1A-8 2013/10/23 change CN25 footprint.

TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)


TPD->100kHz, TS=400Khz  
Intel design guide suggestion  
MCP PIN 10u.  
Per inch 3u TS=3x5inch  
400kHz10-100u=2.4-0.4k.  
100Khz 10-100u=9k-1k.

[10]  
[10]



1A-5 2013/10/18 Change CN21 Pin8 for I2C/PS2 TPD identify.  
2013/10/29 Change CN21 power rail to S5 change Q42 direction and net name,  
1A-12 reserve PS2 PU to +3V.


CPU FAN (THM)



FANPWR = 1.6\*VSET


1A-12013/10/15 change pin define and add pwm IC U17.  
1A-42013/10/17 Change U17 to G991P11U and PU U17 pin1.  
1A-92013/10/24 Add alert on U17.1 for CPU thermal tempreture.  
1A-13 2013/10/31CN15 Pin2/3 swap.

Accelerometer Sensor(reserve only)







1A-7 2013/10/22 change PJ1 Pin define same as ZQN.  
1A-14 2013/10/30 change Pin define revers.



REGN MAX voltage 6.5V  
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr} = 0.793V$  for 3.965A current limit  
 Pin10 ILIM=0.793V  
 $R_{sr} = 0.01ohm$








**Quanta Computer Inc.**  
PROJECT : ZQ0


Size: Document Number: **DDR 1.35V(TPS51216)** Rev: 2A  
Date: Monday, April 07, 2014 Sheet: 34 of 47






## Thermal protection

Need fine tune  
for thermal protect point  
Note placement position  
TEMP=85C







[16,17,18] +1.05V\_GFX  
[17,20,27] +1.35V\_GFX  
[16,17,18,19,30] +3V\_GFX



+1.05V\_GFX  
TDC : 1.73A  
PEAK : 2.3A  
Width : 80mil



+3V\_GFX  
TDC : 0.17A  
PEAK : 0.23A  
Width : 20mil




Quanta Computer Inc.


PROJECT : ZQ0

Size	Document Number	Rev
	+1.35V_GFX/+1.05V_GFX/+3V_GFX	2A
Date:	Tuesday, April 08, 2014	Sheet 38 of 47

## VGA power up sequence




## VGA Reset



## Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/SPK/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	S0
+3V_GFX	+3.3V	External GPU POWER	dGPU_PWR_EN	S0
+1.35V_GFX	+1.35V	External GPU POWER	FBVDDQ_EN	S0
+1.05V_GFX	+1.05V	External GPU POWER	1.05V_GFX_EN	S0


## Thermal Follow Chart




dGPU\_OTP# EC notify HW throttle over power protect  
dGPU\_ALT# For ADPS circuit to inform EC NV dGPU VPS Alert  
dGPU\_OTP# VGA thmtrip# -> inform EC over temperature protect







Battery Mode

Support Deep Sx






實線表default  
虛線表reserve





Model	Version	CHANGE LIST				
ZQ0	1B-2	1	2013/12/04 change PQ24 to DEN 3x3 size.(page35)			
		2	2013/12/04 Change Cx14 PS and footprint.(page30).			
		3	2013/12/04 change LED from 3pin to 4pin.(page27)			
		4	2013/12/4 change cN6 to 4pin.(page23)			
		5	2013/12/04 change GPIO36/GPI037 to PU.(page9)			
	1B-3	1	2013/12/10 change Cx20 Pin define.(page25)			
2		2013/12/10 change Q5.3 from +3V to +3VPCU.(page22).				
3		2013/12/10 change Cx6 footprint.(page21)				
	1B-4	1	2013/12/12 Remove U9 Green CLK circuit.(page21)			
	1B-5	1	2013/12/17 Change CN14 pin define.(page20)			
		2	2013/12/17 Change R8051 to 0402 size.(page16)			
	1B-6	1	2013/12/18 Change USB port USB3.0 to port0,USB2.0 to port1 and port3.Fingerprint to usb port2.			
		2	2013/12/17 Change R8051 to 0402 size.(page16)			
		3	2013/12/18 U34 pin6 reserve 0402 resistor for power noise issue.(page28)			
	1B-7	1	2013/12/20 add U29 VSYNC and HSYNC by pass resistor.(page22)			
		2	2013/12/20 Change +3VPCU to +3V_SS nom deep x.(page10).			
		3	2013/12/20 del c8521 and R8391.(page16)			
	1C-1	1	2014/1/06 add 0ohm pass 1.05V_Modphy to 1.05V.(page33)			
		2	2014/1/06 add PR224 PU to 3V.(page33).			
		3	2014/1/06 Change R551/R6388 from 470hm to 650hm base on FAE request.(page28)			
		4	2014/01/10 Remove U29 and add U40 and U41.(page22)			
	1C-2	1	2014/01/13 Change TP power rail from +3V_SS to +3V_SUS.(page29)			
		2	20140113 PU60/PU12 change footprint for SMT request.(page35).			
		3	2014/01/13 change CN14 data net name and add C678-C681.(page25)			
		4	2014/01/13 add R679/R677 PU and R679 PD for ICT.(page19)			
		5	2014/01/13/13 Adding +3V_SUS power for touch pad (accc request).(page32)			
	1C-3	1	2014/01/14 change R654 to 0ohm.(page27)			
		2	2014/01/14 Change Cx11 Footprint.(page24).			
	1C-4	1	2014/01/15 reserve TP power rail +3V_SS.(page29)			
		2	2014/01/15 TPM CO-key navotom.(page21).			
		3	2014/01/15 SWAP PCIE LAN TX single.(page26).			
	1C1-1	1	2014/03/01 change PR193 to 9.3K for +1.35V.(page38)			
		2	2014/02/17 Add U1158 GPIO6 for PTP power on function.(page30).			
		3	2014/02/17 Add Q47 for PTP power EN and soft start R694/C713 and C712/C686.(page29)			
		4	2014/02/06 change Blue LED power rail to +3VPCU and add ESD and Change LED to lite-on and R379+R320,R375+680 base on test result.(page25)			
		5	2014/02/6 add VGA_ALERT# PU 10K for FAE request.(page19)			
		6	2014/02/19 add R602 for SUSPWRACK# to EC.(page07)			
		7	2014/03/01 Change 0ohm to short pad.			
		8	2014/03/01 link L29 to +3V directly(meet IVDDO vs OVDD sequence)(page 21)			
	1C1-2	1	2014/03/08 add R696/R697 PU.(page30)			
		2	2014/03/08 Change U12 footprint to sot23 and add VC2XVC1 change C307 to 3528.(page27).			
		3	2014/03/08 Remove PCIE wake and stuff R642, no-stuff Q44.(page24)			
		4	2014/03/11 Add R696 for TS_EN short TP_INT for issue debug.(page22)			
DOC NO.	PROJECT MODEL	ZRQ	APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISION:	
						<div><div></div><div>Quanta Computer Inc.</div></div> <div>PROJECT : ZQ0</div> <div>Change list-2</div>